Error (10170): Verilog HDL syntax error at passwd.v(21) near text "if"; expecting an identifier ("if" is a reserved keyword ), or "endmodule", or a parallel statement_园荐_博客园

登录 ⋅ 注册

原博文

Error (10170): Verilog HDL syntax error at passwd.v(21) near text "if"; expecting an identifier ("if" is a reserved keyword ), or "endmodule", or a parallel statement

2017-05-01 09:42 − ...

0

3378

相关推荐

2004 - 2025 博客园·园荐意见反馈